





11 Publication number: 0 544 454 A2

(12)

EUROPEAN PATENT APPLICATION

(2) Application number: 92310559.7

(3) Int. CI.5: H04L 12/56, H04Q 11/04

2 Date of filing: 19.11.92

(a) Priority: 23.11.91 GB 9124914

- (43) Date of publication of application: 02.06,93 Bulletin 93/22
- M Designated Contracting States:
 DE FR
- (7) Applicant: CRAY COMMUNICATIONS LIMITED 2 Wast Mills Nowbury, Berkshire RG14 5HG (GB)
- 172 Inventor: Field, Anthony Vincent
 55 New Road
 Wootton Bassett, Willishire, SN4 7DG (GB)
 Inventor: Brent, Jason Borry
 35 Langley Road
 Chippenham, Wilshire, SN15 1BT (GB)
 Inventor: Hatola, Edward
 Courtlands, 19 The Fairway
 Devizas, Willshire, SN10 5DX (GB)
 Inventor: Timms, John
 10 Kearsley Road
 Reading, Berkshire, RG8 2EA (GB)
- (7) Representative: Hogg, Jeffery Keith Withers & Rogers 4 Dyer's Buildings Holbern Landon EC1N 2JT (GB)

- (4) Packet transmission system.
- A packet transmission system comprising a network of one or more nodes (1) each comprising a number of inputs connected via packet switching means to a number of outputs each of which has storage means (11) accordated with it in which to store a queue of packets to be outputted; characterised in that each node (1) is provided with timer means (14) to measure the time each packet spends in a queue of said storage means (11): and stamping means (12) to add to a time stamp field (T3) of each packet before it is outputted from the node, the time the packet has spent in a queue as measured by the timer means (14).

EP 0 544 454 A2

3

EP 0 544 454 A2

10

15

25

20

35

40

incide with the address field AD in the packet header. This control line 10 is connected to the output controller 7 which responds to the packet address marker S_{FA} by causing all of the output buffers 4, 4' to read the address field of the associated packet. That output buffer 4 or 4' which recognises the bus address BA as its own, is triggered to receive the whole of that packet, which it then pacces to a corresponding output packet store 11 or 11' after removing the bus address from the address field.

Fach output packet ctore 11, 11' comprises a bufler which stores the packets it receives in a plurality of FIFO queues each corresponding to a different prionly level of the packets. This priority level is identifled for each packet by reference to the priority field PR in the packet header which has been added in the input buffer 9 or 3' under the control of the input controller 6 and is deleted once the packet has been directed to a queue, A packet controller 12 controls the order in which the queues are accessed to transfer packets to the output of the store for transmission onwards via a respective line controller 13, 13'. The frequency with which each queue is accessed depends on the priority level of that quoue, although any perticular quouc can be given absolute priority over all others if required, so that this quous is emptied before any of the other queues are accessed.

Considering time delays in the transmission of any packet across the node, there is a minimal variable time delay in the transmission of the packet between the input of the input buffer 3 and input of the output packet store 11. The input buffer 3 only has a limited capacity sufficient to butter the incoming packet data to adapt it for application to the bus, and this delay is fixed. The bus 5 involves a transmission delay corresponding to a possible timing difference between the arrival of a packet and the occurrence of the next allocated pair of time slots. At maximum, this delay equals the period between successive pairs of time slots, which for α 4 kHz frame marker signal See has a maximum value of 250 microssoonds. The output buffer 4 operates to receive a complete packet before this is transferred to the output packet store 11, and this incurs a delay corresponding to the packet size. Thus, for any packet switch connection, there is a maximum variable delay time for the transmission of a packet through the node to the output packet store.

The delay incurred in the output packet store 11 is variable and depends upon the priority level of each packet and the length of the corresponding queue to which it is allocated. Under normal operating conditions, this delay is long compared with all other pocaible variable delays.

The time stamp field TS in the header of each packet is used to provide an accumulative value of the variable transmission delays incurred by a packet in the network. The packet controller 12 includes a tim-

ing function represented as 14 in Figure 2 which serves to measure the time each packet spends in a queue of each output packet store 13, 13', and adds this time to that recorded in the time stamp field TS of the packet header before the packet is outputted from the store.

4


Claims

 A method of measuring the transmission delay of a packet in a network of one or more nodes comprising measuring the time which the packet spends in an output queue of cook node and adding this time to a time stamp field of the packet.

2. A packet transmission system comprising a network of one or more nodes each comprising a number of inputs connected via packet switching means to a number of outputs each of which has storage means associated with it in which to store a queue of packets to be outputted, claracterised in that each node is provided with timer means to measure the time each packet spends in a queue of said storage means; and stamping means to add to a time stamp field of each packet before it is outputted from the node, the time the packet has spent in a queue as measured by the timer means,

55

EP 0 544 454 A2



DATA TS PR LA BA

FIG.4.



11) Publication number: 0 544 454 A3

(2)

EUROPEAN PATENT APPLICATION

2 Application number , 92310559,7

6) Int. Cl.5; H04L 12/56, H04Q 11/04

2 Date of fling: 19.11,92

@ Priority: 23.11.91 CB 9124914

(43) Date of publication of application: 02.06.93 Bullotin 93/22

(84) Designated Contracting States: DE FR

(65) Date of deferred publication of search report: 13.07.94 Bulletin 94/28

(7) Applicant: CRAY COMMUNICATIONS LIMITED 2 West Mills Newbury, Berkshire RG14 5HG (GB) (7) Inventor: Field, Anthony Vincent
55 New Road
Wootton Bassett, Wiltshire, SN4 7DG (GB)
Inventor: Brent, Jason Barry
33 Langley Road
Chippenham, Wiltshire, SN15 1BT (GB)
Inventor: Halala, Edward
Courtlands,
19 The Fairway
Devices, Wiltshire, SN10 5DX (GB)
Inventor: Timms, John
10 Keareley Road
Reading, Berkshire, RG3 2EA (GB)

Representative: Hogg, Jeffery Keith Withers & Rogers 4 Dyar's Buildings Holborn London EC1N 2JT (GB)

(a) Packet transmission system.

A packet transmission system comprising a network of one or more nodes (1) each comprising a number of inputs connected via packet switching means to a number of outputs each of which has storage means (11) associated with it in which to store a queue of packets to be outputled; characterised in that each node (1) is provided with timer means (14) to measure the time each packet spends in a queue of said storage means (11); and storage means (12) to aid to a time etemp field (TE) of each packet before it is outputted from the node, the time the packet has spent in a queue as measured by the timer means (14).